Table of contents

Motorola 68000

Each 68000 micro-instruction consists of a 17-bit sequencing field and a 68-bit action field (85 bits in total). These are stored in two separate sections of the microprogram ROM (what other sources call the "microcode" and the "nanocode"). The sequencing field specifies the next microcode address based on various branch conditions, while the action field controls the various parts of the CPU.

XT/370

ARM Jazelle DBX

Jazelle DBX (direct bytecode execution) is an extension that allows some older ARM processors to execute Java bytecode in hardware as a third execution state alongside the existing ARM and Thumb modes.

PowerPC

* sci-hub.se/10.1109/test.1994.527980↗ The PowerPC 603 microprocessor: an array built-in self test mechanism

BCM Videocore

Raspberry Pi BCMs:


The author is not affiliated with, endorsed by, or sponsored by Intel Corporation or its affiliates. All trademarks, including but not limited to Intel, Pentium, and any other registered or unregistered marks mentioned herein, are the property of their respective owners. Their use in this context is solely for descriptive and informational purposes and constitutes nominative fair use under applicable trademark laws.
  • index page
  • uop description
  • ADC
  • ADD
  • AND
  • BSF
  • BSR
  • BSWAP
  • BTEST
  • DIV
  • FANDNOT
  • FCALCTW
  • FCMOV
  • FCOM
  • FMERGE
  • FMOV
  • FPEXTRACT
  • FPORDATATYPE
  • FPSIGNEXT
  • FREADROM
  • FXORS
  • IDIV
  • IMUL
  • INTEXTRACT
  • LEA
  • LOAD
  • MOVE
  • MOVEFROMCREG
  • MOVETOCREG
  • MUL
  • OR
  • PORTIN
  • PORTOUT
  • RCL
  • RCR
  • RDSEGFLD
  • ROL
  • ROR
  • SAL
  • SAR
  • SBC
  • SHL
  • SHR
  • SIGEVENT
  • STA
  • STRD
  • SUB
  • SUBR
  • TRANSPORTUIP
  • UOP
  • U_JCC
  • U_JMP
  • U_JMP_INDIR
  • WRSEGFLD
  • WUCONCAT
  • WUEXTRBK
  • WUINSERT
  • WUMERGE
  • XOR