Multibus

Parts of this topic may be machine translated.

(see in another language - Deutsch, Polski, Русский)

Multibus was an asynchronous bus that accommodated devices with different baud rates while maintaining maximum throughput. It had 20 address lines, so it could address up to 1 MiB of memory and 1 MiB of I/O ports. Most Multibus I/O devices decoded only the first 64 KiB of the address space.

The Multibus supported a multi-master feature that allowed it to share the Multibus with multiple processors and other DMA devices.

IIEEE-796 Multibus Standard: Microcomputer System Bus; First released by Intel in 1974.

References

Back
Licensed under CC-BY-NC-SA. Last change: 2024-11-06 18:10:42